Low-Power High-Frequency Phase ‎Frequency Detector Based on Carbon ‎Nano-Tube FET with Zero Dead-Zone for ‎CPPLL

Document Type : Research Paper

Authors

Department of Electrical Engineering, Islamic Azad University, Sari Branch, Sari, Iran

Abstract

   Achieving low power consumption and low delay are the most important goals that efforts have been made to reach. In this paper, the process of designing and optimizing the Phase Frequency Detector (PFD) performance at the integrated circuits (IC) level has been proposed using carbon nanotubes. In the proposed method, by using carbon nanotube transistors, improvements have been made in the output parameters of the phase detector. Failure to use flip-flops and the simple circuit structure will significantly increase speed and reduce power consumption. Post-layout simulation for 180nm CMOS technology and simulation results for 32nm Carbon Nanotube Field-Effect Transistor (CNTFET) technology is presented. The proposed CMOS 28T phase detector circuit, by injecting 30mV peak-to-peak power supply noise has 5× better operating frequency of the conventional circuit, and it has a 10% improvement in power consumption of the conventional one. Also, with carbon nanotubes, the frequency has increased 4 times, and the power consumption has improved significantly. In this case, the power consumption is 1.76 microwatts, and the operating frequency is 20 GHz. Open-loop design and elimination of the reset path, and attention to delays to remove the dead zone are the proposed circuit's top features compared with the traditional design methods.

Keywords

Main Subjects

References

  1. Razavi, B., “Design of Analog CMOS Integrated Circuits”, New York: McGraw-Hill, (2001).
  2. Soyuer, M., Meyer, R. G., “Frequency limitations of a conventional phase-frequency detector”, IEEE J. Solid-State Circuits, 25 (1990) 1019-1022
  3. Lin, T. H., Kaiser, W. J., “A 900-MHz 2.5-m.A CMOS frequency synthesizer with an automatic SC tuning loop”, IEEE J. Solid-State Circuits, 36 (2001) 42.
  4. Mansuri, M., “Low-power low jitter on-chip clock generation”, PhD dissertation, UCLA University, (2003).
  5. Zhao, Y., Chen, Z. Z., Du, Y., Li, Y., Al Hadi, R., Virbila, G., Xu, Y., Kim, Y., Tang, A., Reck, T. J., Chang, M. C., “A 0.56 THz phase-locked frequency synthesizer in 65 nm CMOS technology”, IEEE J. Solid-State Circuits, 51(12) (2016) 3005–3019.
  6. Ryu, K., Jung, D. H., Jung, S. O., “Process-variation-calibrated multiphase delay locked loop with a loop-embedded duty cycle corrector”, IEEE Trans. Circuits Syst. II Express Briefs, 61(1) (2014) 1-5.
  7. Kim, H., Kim, Y., Kim, T., Ko, H. J., Cho, S., “A 2.4-GHz 1.5-mW digital multiplying delay-locked loop using pulsewidth comparator and double injection technique”, IEEE J. Solid-State Circuits, 52(11) (2017) 2934-2946.
  8. Lad Kirankumar, H., Rekha, S., Laxminidhi, T., “A Dead-Zone-Free Zero Blind-Zone High-Speed Phase Frequency Detector for Charge-Pump PLL”, Circuits Syst. Signal Process, 39 (2020) 3819-3832.
  9. Rezaeian, A., Ardeshir, G., Gholami, M. A., “Low-Power and High-Frequency Phase Frequency Detector for a 3.33-GHz Delay Locked Loop”, Circuits Syst. Signal Process, 39 (2020) 1735-1750.
  10. Pradhan, N., Jana, S. K., “Design of phase frequency detector with improved output characteristics operating in the range of 1.25 MHz–3.8 GHz”, Analog Integr Circ Sig Process, 107 (2021) 101-108.
  11. Sofimowloodi, S., Razaghian, F., Gholami, M., “A low-jitter clock multiplier using a simple low-power ECDLL with extra settled delays in VCDL”, Analog Integr Circ Sig Process, 102 (2020) 541-554.
  12. Charles, C. T., Allstot, D. J., “A calibrated phase/frequency detector for reference spur reduction in charge-pump PLLs”, IEEE Transactions on Circuits and Systems II: Express Briefs, 53(9) (2006) 822-826.
  13. Gholami, M., “Phase Detector with Minimal Blind Zone and Reset Time for GSamples/s DLLs”, Circuits Syst Signal Process, 36 (2017) 3549-3563.
  14. Strzelecki, J., Ren, S., “Near-zero dead zone phase frequency detector with wide input frequency difference”, Lett., 51(14) (2015) 1061-1059.
  15. Sofimowloodi, S., Razaghian, F., Gholami, M., “Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops”, Circuits, Systems, and Signal Processing, 38 (2019) 498-511.
  16. Kazeminia, S., Mowloodi, S. S., Hadidi, K., “A 80-MHz-to-410-MHz 16-phases DLL based on improved dead-zone open-loop phase detector and reduced-gain charge pump”, Circuits Syst. Comput., 24 (2015) 1550001.
  17. Bishop, M. D., Hills, G., Srimani, T., Lau, C., Murphy, D., Fuller, S., Humes, J., Ratkovich, A., Nelson, M., Shulaker, M. M., “Fabrication of carbon nanotube Field Effect transistors in commercial silicon manufacturing facilities”, Nature Electronics, 3(8) (2020) 492-501.
  18. Saito, R., Dresselhaus, G., Dresselhaus, M. S., “Physical Properties of Carbon Nanotubes”, Imperial College Press, London, (1998).
  19. Rao, T. V., Reddy, M. M., “Design and Analysis of Low Power High-speed 1-bit Full Adder Cells for VLSI Applications”, International Journal of Electronics, (2018).
  20. Kavitha, P., Sarada, M., Vijayavardhan, K., Sudhavani, Y., Srinivasulu, A., “Carbon nano tube field effect transistors based ternary Ex-OR and Ex-NOR gates”, Current Nanoscience, 12 (2016).
  21. Deng, J., Wong, H. S. P., “A compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Non-idealities and its Application-Part I: Model of the intrinsic channel region”, IEEE Trans. Electron Devices, 54 (2007).
  22. Ghadiry, M. H., Asrulnizam Abd Manaf, Ahmadi, M. T., Sadeghi, Hatef, Nadi Senejani, M., “Design and Analysis of a New Carbon Nanotube Full Adder Cell”, Journal of Nano- materials, 2011 (2011).
  23. Masoudi, M., Mazaheri, M., Rezaei, A., Navi, K., “Designing High-Speed, Low-Power Full Adder Cells Based on Carbon Nanotube Technology”, International Journal of VLSI Design & Communication Systems, (VLSICS) 5 (2014).
  24. Sachdeva, Ashish, Kumar, Deepak, Abbasian, Erfan, “A carbon nano-tube field effect transistor based stable, low-power 8T static random access memory cell with improved write access time. AEU”, International Journal of Electronics and Communications, 162 (2023).
  25. Ibrahim Sayed, Shima, Mamdouh Abutaleb, Mostafa, Bassuoni Nossair, Zaki, “Optimization of CNFET Parameters for High Performance Digital Circuits”, Advances in Materials Science and Engineering, (2016).
  26. Mani, E., Abbasian, E., Gunasegeran, M., Sofimowloodi, S., “Design of high stability, low power and high speed 12 T SRAM cell in 32-nm CNTFET technology”, AEU Int. J. Electron. Commun., 154 (2022) 154308.
  27. Abbasian, E., Sofimowloodi, S., Sachdeva, Ashish, “Highly-Efficient CNTFET-Based Unbalanced Ternary Logic Gates”, ECS Journal of Solid State Science and Technology (2023).
International Journal of Nanoscience and Nanotechnology
Volume 19, Issue 3
August 2023
Pages 173-186

Files

Share

How to cite

Statistics