Dual-VDD System Design with Energy Efficient near-Threshold Voltage Level Converter

Document Type : Research Paper


1 Department of Electrical Engineering and Information Technology, Iranian Research Organization for Science and Technology (IROST), Tehran, Iran

2 Department of Electrical Engineering, Shahid Beheshti University, G. C., Tehran, Iran


   Multi-VDD design is one of the most effective lower-power design techniques. Multi-VDD VLSI circuits require voltage level converters to prevent high static power dissipation between different voltage islands. As the level conversion step imposes additional power and delay to the design, it is very important to optimize the level converter circuits for minimum power-delay product (PDP). This paper presents an energy efficient single supply level converter (SSLC) based on carbon nanotube FET (CNTFET) for near threshold dual-VDD circuits. CNTFET as an emerging nanotechnology is suitable for low-power and high-performance circuits design. The proposed SSLC is utilized in the structure of a modified low-power parallelized dual-VDD multiplier. Insertion of the proposed SSLC at the output stage of the multiplier significantly reduces static power and enhances the output driving capability. In the proposed SSLC, dynamically controlled source-body voltage reduces drain-induced barrier lowering (DIBL) effect. In addition, using dual-chirality CNTs leads to optimum static power and energy consumption. The simulation results, obtained using the Stanford CNTFET HSPICE model at 32nm feature size, indicate the superiority of the proposed dual-VDD parallel multiplier utilizing the proposed SSLC in terms of power and power-delay product (PDP) as compared to the single supply multiplier. It is worth mentioning that the proposed low-power multiplier improves static power, average power and PDP by almost 41 %, 42% and 33%, respectively, while maintaining almost the same throughput as compared to the single-supply multiplier.


Main Subjects

  1. Moaiyeri, M. H., Akbari, H., Moghaddam. M, “An ultra-low-power and robust ternary static random access memory cell based on carbon nanotube FETs”, Journal of Nanoelectronics and Optoelectronics, 13 (2018) 617-627.
  2. MoghaddamMoghaddam, M., Timarchi, S., Moaiyeri, M. H., Eshghi, M., “An Ultra-Low Power 9T SRAM Based on Dynamic Threshold Voltage Techniques”, Circuits, Systems, and Signal Processing, 35 (2016) 1437-1455.
  3. Marani, R., Perri, A. G., “A Compact, Semi-empirical Model of Carbon Nanotube Field Effect Transistors Oriented to Simulation Software”, Current Nanoscience, 7 (2011) 245-253.
  4. Marani, R., Perri, A. G., “Static Simulation of CNTFET-based Digital Circuits”, J. Nanosci. Nanotechnol., 14 (2018) 121-131.
  5. Gelao, G., Marani, R., Perri, A. G., “A Semiempirical SPICE Model for n-Type Conventional CNTFETs”, IEEE Transactions on Nanotechnology, 10 (2011) 506-512.
  6. Liang, J., Chen, L., Han, J., and Lombardi, F., “Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs”, IEEE Transaction on Nanotechnology, 13 (2014) 695-708.
  7. Rezaeikhezeli M., Moaiyeri, M. H., Jalali, A., “Analysis of Crosstalk Effects for Multiwalled Carbon Nanotube Bundle Interconnects in Ternary Logic and Comparison with Cu interconnects”, IEEE Transactions on Nanotechnology, 16 (2017) 107 – 117.
  8. Moghaddam, M., Moaiyeri, M. H., Eshghi, M. Jalali, A., “Low-voltage multi-VTH single-supply level converters based on CNTFETs”, The 22nd Iranian Conference on Electrical Engineering, Tehran, Iran, (2014) 366-370.
  9. Marani, R., Perri, A. G., “Dynamic Simulation of CNTFET-Based Digital Circuits”, J. Nanosci. Nanotechnol., 14 (2018) 277-288.
  10. Hinds, M., Sparkman, B., Di, J. and Smith, S., “An Asynchronous Advanced Encryption Standard Core Design for Energy Efficiency”, Journal of Low Power Electronics, 9 (2013) 175-188.
  11. Zarhoun, R., Moaiyeri, M. H., Shirinabadi Farahani, S., Navi, K., “An Efficient 5-Input Exclusive-OR Circuit Based on Carbon Nanotube FETs”, Electronics and Telecommunications Research Institute (ETRI) Journal, 36 (2014) 89-98.
  12. Moghaddam, M., Moaiyeri, M. H., Eshghi, M., “Design and Evaluation of an Efficient Schmitt Trigger-based Hardened Latch in CNTFET Technology,” IEEE Transactions on Device and Materials Reliability (TDMR), 17 (2017) 267-277.
  13. Rabaey, J. M., “Low power design essentials,” Springer Science & Business Media (2009).
  14. Marani, R., Perri, A. G., “A Procedure to Analyze a CNTFET-Based NOT Gate with Parasitic Elements of Interconnection Lines”, J. Nanosci. Nanotechnol, 17 (2021) 161-171.
  15. Sayyah Ensan, S., Moaiyeri, M. H., Moghaddam, Hessabi, Sh., “A low-power single-ended SRAM in FinFET technology,” International Journal of Electronics and Communications (AEÜ), 99 (2019) 361-368.
  16. Moghaddam, M., Eshghi, M., Moaiyeri, M. H., “A Low-Voltage Single-Supply Level Converter for Sub-VTH /Super-VTH Operation: 0.3V to 1.2V”, International Journal of Computer Applications, 69 (2013) 14-18.
  17. Puri, R., Stok, L., Cohn, J., Kung, D. S., Pan, D. Z., Sylvester, Srivastava, D., Kulkarni, S., “Pushing ASIC Performance in a Power Envelope”, Proceedings of 40th ACM/IEEE Design Automation conference, (2003) 788-793.
  18. Kumar, M., Arya, S. K., Pandey, S., “Level Shifter Design for Low Power Applications”, International journal of computer science & information Technology, 2 (2010) 124-132.
  19. Hosseini, S. R., Saberi, M., Lotfi, R., “A Low-Power Sub-threshold to Above-Threshold Voltage Level Shifter”, IEEE Transactions on Circuits and Systems II: Express Briefs, 61 (2014) 753-757.
  20. Moghaddam, M., Moaiyeri, M. H., Eshghi, M., Jalali, A., “A Low-Power Multiplier Using an Efficient Single-Supply Voltage Level Converter”, Journal of Circuits & Systems and Computers, 24 (2015) 1550124-1 - 1550124-15.
  21. Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H., “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits”, Proceedings of the IEEE, 91 (2003) 305-307.
  22. Moghaddam, M., Moaiyeri, M. H., Eshghi, M., “FinFET Based Level Converter for Multi-VDD System Design”, CSI Journal on Computer Science and Engineering (JCSE), 14 (2017) 23 - 28.
  23. Zimmerman, R., Fichtner, W., “Low-Power Logic Styles: CMOS versus pass-transistor logic”, IEEE Journal on Solid-State Circuits, 32 (1997) 1-12.
  24. Goel S., Kumar, A., Bayoumi, M. A., “Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style”, IEEE Transactions on Very Large Scale Integration, 14 (2006) 1309–1321.
  25. A. P., Sheng, S., Brodersen, R.W., “Low-power CMOS digital design”, IEICE Transactions on Electronics, 75 (1992) 371-382.
  26. Kaul, H., Anders, M., Hsu, S., Agarwal, A., Krishnamurthy, R., Borkar, Sh., “Near-threshold voltage (NTV) design: opportunities and challenges”, Proceedings of the 49th Annual Design Automation Conference, (2012) 1153-1158.
  27. Marani, R., Perri, A.G., “Comparative Analysis of Noise in Current Mirror Circuits based on CNTFET and MOS Devices”, J. Nanosci. Nanotechnol., 17 (2021) 123-131.
  28. Zhang, J., Patil, N., Wong, H.-S. Ph., Mitra S., “Overcoming Carbon Nanotube Variations through Co-optimized Technology and Circuit Design”, IEEE International Conference on Electron Devices Meeting (IEDM), (2011) 4.6.1-4.6.4