Analysis of Temperature Effects in the Design of CNTFET-based Analog Circuits

Document Type : Research Paper

Authors

1 Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), National Research Council of Italy, 70125, Bari, Italy

2 Electronic Devices Laboratory, Department of Electrical and Information Engineering, Polytechnic University of Bari, 70126, Bari, Italy

Abstract

   In this paper we analyzed at first the impact of temperature variations on design parameters of CNTFET with particular reference to the output and trans-characteristics, the output resistance, the transconductance. Then, using ADS software, the effects of temperature variations in the design of some analogue circuits, such as a harmonic oscillator and an operational transconductance amplifier (OTA), are illustrated and widely discussed.

Keywords

Main Subjects


  1. Marani, R., Perri, A. G., “CNTFET Modelling for Electronic Circuit Design”, Electro Chemical Transactions, 23 (2009) 429 - 437.
  2. Gelao, G., Marani, R., Diana, R., Perri, A. G., “A Semi-Empirical SPICE Model for n-type Conventional CNTFETs”, IEEE Transactions on Nanotechnology, 10 (2011) 506-512.
  3. Marani, R., Perri, A. G., “A Compact, Semi-empirical Model of Carbon Nanotube Field Effect Transistors oriented to Simulation Software”, Current Nanoscience, 7 (2011) 245-253.
  4. Marani, R., Perri, A. G., “A DC Model of Carbon Nanotube Field Effect Transistor for CAD Applications”, International Journal of Electronics, 99 (2012) 427 - 444.
  5. Marani, R., Gelao, G., Perri, A.G., “Modelling of Carbon Nanotube Field Effect Transistors oriented to SPICE software for A/D circuit design”, Microelectronics Journal, 44 (2013) 33-39.
  6. Marani, R., Perri, A. G., “Modelling of CNTFETs for Computer Aided Design of A/D Electronic Circuits”, Current Nanoscience, 10 (2014) 326-333.
  7. Gelao, G., Marani, R., Pizzulli, L., Perri, A. G., “A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis”, Current Nanoscience, 11 (2015) 515-526.
  8. Gelao, G., Marani, R., Pizzulli, L., Perri, A. G., “A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part II: Dynamic Analysis”, Current Nanoscience, 11 (2015) 770-783.
  9. Marani, R., Perri, A. G., “A Simulation Study of Analogue and Logic Circuits with CNTFETs”, ECS Journal of Solid State Science and Technology, 5 (2016) M38-M43.
  10. Marani, R., Perri, A. G., “Static Simulation of CNTFET-based Digital Circuits”, International Journal of Nanoscience and Nanotechnology, 14 (2018) 121-131.
  11. Marani, R., Perri, A. G., “Dynamic Simulation of CNTFET-based Digital Circuits”, International Journal of Nanoscience and Nanotechnology, 14 (2018) 277-288.
  12. Datta, S., “Cambridge Studies in Semiconductor Physics and Microelectronic Engineering 3.”, New York: Cambridge University Press, (1995).
  13. Allen, P. E., Holberg, D. R., “CMOS Analog Circuit Design”, Oxford University Press, United Kingdom, (2013).
  14. Marani, R., Perri, A. G., “Noise Performance in Current Mirror Circuit based on CNTFET and MOSFET”, Proceedings of SMACD 2021 (International Conference on Synthesis, Modelling, Analysis and Simulation Methods and Applications to Circuit Design), (2021) Erfurt, Germany, 140-143.
  15. Perri, A. G., “Fondamenti di Elettronica”, Ed. Progedit, Bari, Italy, (2009).
  16. Marani, R., Perri, A. G., “Temperature Dependence of I-V Characteristics in CNTFET Models: A Comparison”, International Journal of Nanoscience and Nanotechnology, 17(1), (2021), 33-39.
  17. Zare-Zardini, H., Shanbedi, M., Soltaninejad, H., Mohammadzadeh, M., Amiri, A., Hamidieh, A., Ferdowsian, F., Alemi, A., Hoseinkhani, S., Fesahat, F., Astani, A., “The Effect of Temperature and Acidity on ‎Antimicrobial Activities of Pristine ‎MWCNTs and MWCNTs-Arg”, International Journal of Nanoscience and Nanotechnology, 16(2), (2020) 127-136.
  18. Marani, R., Gelao, G., Perri, A. G., “A Compact Noise Model for C-CNTFETs”, ECS Journal of Solid State Science and Technology, 9 (2017) M118-126.
  19. Marani, R., Perri, G.,  “Comparative analysis of noise in current mirror circuits based on CNTFET and MOS Devices”, International Journal of Nanoscience and Nanotechnology, 17(2), (2021), 121-129.
  20. Gelao, G., Marani, R., Perri, G., “Analysis of Limits of CNTFET Devices through the Design of a Differential Amplifier”, ECS Journal of Solid State Science and Technology, 10(6), (2021).
  21. Marani, R., Perri, A. G., “A Simulation Study of Noise Behavior in Basic Current Mirror using CNTFET and MOSFET”, International Journal of Emerging Technology and Advanced Engineering, 11(7), (2021), 13-18.
  22. Marani, R., Perri, A. G., “Effects of Parasitic Elements of Interconnection Lines in CNT Embedded Integrated Circuits”, ECS Journal of Solid State Science and Technology, 9 (2020).
  23. Marani, R., Perri, A. G., “A Procedure to Analyze a CNTFET-based NOT gate with Parasitic Elements of Interconnection Lines”, International Journal of Nanoscience and Nanotechnology, 17(3), (2021), 161-171.
  24. Deng, J., Wong, H.-S. P., “A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region”, .IEEE Transactions on Electron Devices, 54 (2007) 3186-3194.
  25. Deng, J., Wong, H.-S. P., “A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking”, IEEE Transactions on Electron Devices, 54 (2007) 3195-3205.
  26. Lee, C-S., Pop, E., Franklin, A. D., Haensch, W., Wong, H.-S. P., “A Compact Virtual-Source Model for CarbonNanotube FETs in the Sub-10-nmRegime—Part I: Intrinsic Elements”, IEEE Transactions on Electron Devices, 62 (2015) 3061-3069.
  27. Lee, C-S., Pop, E., Franklin, A. D., Haensch, W., Wong, H.-S. P., “A Compact Virtual-Source Model for CarbonNanotube FETs in the Sub-10-nm Regime—Part II:Extrinsic Elements, Performance Assessment,and Design Optimization”, IEEE Transactions on Electron Devices, 62 (2015) 3070-3078.