

Temperature Dependence of I-V Characteristics in CNTFET Models: A Comparison

Roberto Marani¹ and Anna Gina Perri^{2,*}

¹Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), National Research Council of Italy

²Electronic Devices Laboratory, Department of Electrical and Information Engineering, Polytechnic University of Bari, Italy

(* Corresponding author: annagina.perri@poliba.it

(Received: 08 December 2020 and Accepted: 13 January 2021)

Abstract

In this paper we present a comparison of temperature dependence of I-V characteristics in Carbon Nanotube Field Effect Transistor (CNTFET) models proposed in the literature in order to identify the one more easily implementable in simulation software for electronic circuit design. At first we consider a compact, semi-empirical model, already proposed by us, performing I-V characteristic simulations at different temperatures. Our results are compared with those obtained with the Stanford-Source Virtual Carbon Nanotube Field-Effect Transistor model (VS-CNFET), obtaining I-V characteristics comparable, but with CPU calculation times much lower.

Keywords: CNTFET, I-V characteristics, Temperature effects.

1. INTRODUCTION

Today the scaling operation of silicon devices is saturated since these devices cannot be more shrunk without degrading their performances for the arising of some phenomena like tunnel effects [1] or the perforation of the gate oxide also for voltages relatively low.

The previous problems can be overcome by resorting to other new devices, such as Carbon NanoTube Field Effect Transistors (CNTFETs), in which, as it is known, the channel is formed by Carbon NanoTubes (CNTs) instead of silicon [1-13].

In literature various CNTFETs models have been proposed, many of which are numerical and make use of self-consistency and therefore they do not allow an easy implementation in circuit simulators (SPICE, Verilog-A or VHDL-AMS), which instead must be the main characteristic in the field of Computer Aided Design (CAD).

In Refs. [2-17] we have already proposed a compact, semi-empirical model of

CNTFET, in which we introduced some improvements to allow an easy implementation both in SPICE, using ABM library, and in Verilog-A. Then our model has been implemented to carry out static and dynamic analysis of analogue and digital circuits [18-19], obtaining a significant improvement compared to Wong model [20-22].

In this paper, we present a comparison of temperature dependence of I-V characteristics in CNTFET models proposed in the literature in order to identify the one more easily implementable in simulation software for computer aided design (CAD).

In particular we consider our model performing I-V characteristic simulations at different temperatures. Then we have translated it in the programming language Verilog [23] and then implemented on the simulator Advanced Design System (ADS).

Our results are compared with those obtained with the last Stanford-Source Virtual Carbon Nanotube Field-Effect Transistor model (VS-CNFET) [20-22], using for this model the version downloadable on website of Stanford University, which refers to Wong model published in [24-25], obtaining I-V characteristics comparable but with a significant improvement, because we have a shorter execution time.

The presentation of the paper is organized as follows. At first we present a brief description of the two examined DC models, with reference to the main equations on which the CNTFET models are based. Then we give a discussion of obtained results, together with the description of the setup-work used during the simulations, and together with conclusions and future developments.

2. A BRIEF REVIEW OF TWO EXAMINED MODELS

An exhaustive description of our CNTFET model is in [15-17]. Therefore we suggest the reader to consult these References.

It is a compact, semi-empirical model directly and easily implementable in simulation software to design analog and digital circuits: in fact the most complex part of the model is contained in Verilog A [23]. In particular, the simulation have been run using Advanced Design System (ADS) which is also accept devices described by model written in Verilog A. We have considered a single wall n-CNTFET in the ballistic transport hypothesis. This assumption allowed to define an analytical formula for CNT current.

When a positive voltage V_{GS} is applied between gate-source, the conduction band at the channel beginning decreases by qV_{CNT} , where q is the electron charge and V_{CNT} is the surface potential.

With the hypothesis that each sub-band decreases by the same quantity along the

whole channel length, the total drain current can be expressed as [2]:

$$I_{DS} = \frac{4qkT}{h} \sum_p \left[\ln(1 + \exp \xi_{Sp}) - \ln(1 + \exp \xi_{Dp}) \right] \quad (1)$$

where q is the electron charge, k is the Boltzmann constant, T is the absolute temperature, h is the Planck constant, p is the number of sub-bands.

The expressions of ξ_{Sp} , ξ_{Dp} and V_{CNT} are reported in [2] and in [4]. Moreover the proposed analytical modelling equations describing the current transport in CNTFETs have been developed from physical electronics [26-27].

In the following simulations our model has been translated in the programming language Verilog-A and then implemented on the simulator Advanced Design System (ADS).

The Stanford-Source Virtual Carbon Nanotube Field-Effect Transistor model (VS-CNFET) [21-22], named by us as *Wong model*, is a semi-empirical model that describes the current-voltage (I-V) and capacitance-voltage (C-V) characteristics in a short - channel metal - oxide - semiconductor field-effect transistor (MOSFET) with carbon nanotubes as the channel material.

The key difference between the previous Stanford CNFET model (S-CNFET) [24-25] and the VS-CNFET model [21-22] is the modelling of carrier transport.

In particular the VS-CNFET model is based on the semi-empirical virtual source concept calibrated to experimental data. The intrinsic drain current and terminal charges are based on the virtual source (VS) model, with the virtual source velocity extracted from experimental data for different channel lengths (ranging from 3-um down to 15-nm).

3. DISCUSSION OF SIMULATION RESULTS

We referred to the CNTFET features reported in [28] to perform simulations with models described above.

The device has a zig-zag (19,0) CNT structure with approximately 1.5 nm radius which is embedded in cylindrical gate insulator of HfO_2 with the thickness and dielectric constant (k) of 2 nm and 16, respectively. The length of source and drain regions is equal to 20 nm. The channel is intrinsic and its length is 20 nm. There is no overlap between the source (drain) and gate regions.

The simulations are performed at the temperature of 250 K and 500 K in Agilent Technologies CAD ambient, Advanced Design System (ADS). In order to simulate with ADS, it has been necessary to develop a new component of the Design Kit, which was added to the model, written in Verilog language.

Figure 1 shows the I-V output characteristics of the two considered models, at various temperatures.




Figure 1. I_{DS} versus V_{DS} at different temperatures and different V_{GS} for: our model (a) and VS-CNFET model (b).

It can be observed from Figure 1 that for low gate source voltages, at temperature of 500 K, the drain current I_{DS} is higher than that at 250 K. In spite of this, as V_{GS} increases at low drain source voltages, I_{DS} at 500 K is less than that at 250 K. As it is possible to note from Figure 1(b), it is not verified for the VS-CNFET model.

In the saturation region, by increasing V_{GS} , the drain current difference between high and low temperature reduces. It is evident from Figures 1 (a-b) that the drain current in the saturation region and $V_{GS} = 0.8$ V for 250 K and 500 K are approximately equal.

Similarly, Figure 2 shows the trans-characteristics of the device, obtained by the considered two models.




Figure 2. I_{DS} versus V_{GS} at different temperatures and different V_{DS} for: our model (a) and VS-CNFET model (b).

As it is possible to observe from Figure 2, at $V_{DS} = 0.8$ V the current raises, when temperature decreases from 500 K to 250 K, while the threshold voltage of the device decreases.

Moreover, for $V_{DS} > 0.8$ V. in our model the current dependence on temperature is almost zero, while it is still present in VS-CNFET model.

While the current rises with temperature T is present also at $V_{DS} = 0.05$ V for $V_{GS} < 0.4$ V, the dependence is inverted for our model for $V_{GS} > 0.4$ V.

Instead, in Wong model, the current is almost independent of T for $V_{DS} = 0.05$ V and $V_{GS} > 0.4$ V, similarly to what observed in Figure 1 in the linear region.

The simulation results at 250 K and 500 K are summarized in Table 1.

TABLE 1. Values of I_{DS} vs V_{DS} at different temperatures for our model (a) and VS-CNFET model (b).

V_{GS}	Knee Region		Saturation Region (at $V_{DS} = 0.8$ V)	
	250 K	500 K	250 K	500 K
0.2 V	$V_{DS} = 0.027$ V $I_{DS} = 9.41$ nA	$V_{DS} = 0.054$ V $I_{DS} = 288$ nA	$I_{DS} = 10.5$ nA	$I_{DS} = 0.365$ μ A
0.4 V	$V_{DS} = 0.043$ V $I_{DS} = 3.03$ μ A	$V_{DS} = 0.079$ V $I_{DS} = 4.73$ μ A	$I_{DS} = 5.64$ μ A	$I_{DS} = 7.56$ μ A
0.6 V	$V_{DS} = 0.123$ V $I_{DS} = 16.3$ μ A	$V_{DS} = 0.146$ V $I_{DS} = 16.0$ μ A	$I_{DS} = 25.2$ μ A	$I_{DS} = 25.4$ μ A
0.8 V	$V_{DS} = 0.238$ V $I_{DS} = 30.9$ μ A	$V_{DS} = 0.223$ V $I_{DS} = 32.0$ μ A	$I_{DS} = 44.1$ μ A	$I_{DS} = 44.1$ μ A

(a)

V_{GS}	Knee Region		Saturation Region (at $V_{DS} = 0.8$ V)	
	250 K	500 K	250 K	500 K
0.2 V	$V_{DS} = 0.037$ V $I_{DS} = 3.70$ nA	$V_{DS} = 0.105$ V $I_{DS} = 2.36$ μ A	$I_{DS} = 0.610$ μ A	$I_{DS} = 3.46$ μ A
0.4 V	$V_{DS} = 0.185$ V $I_{DS} = 9.41$ μ A	$V_{DS} = 0.203$ V $I_{DS} = 11.9$ μ A	$I_{DS} = 12.5$ μ A	$I_{DS} = 15.6$ μ A
0.6 V	$V_{DS} = 0.324$ V $I_{DS} = 24.4$ μ A	$V_{DS} = 0.332$ V $I_{DS} = 26.0$ μ A	$I_{DS} = 30.1$ μ A	$I_{DS} = 31.8$ μ A
0.8 V	$V_{DS} = 0.48$ V $I_{DS} = 42.0$ μ A	$V_{DS} = 0.485$ V $I_{DS} = 42.9$ μ A	$I_{DS} = 47.9$ μ A	$I_{DS} = 48.7$ μ A

(b)

In particular we have reported V_{DS} and I_{DS} values in the knee region at different temperature and for different V_{GS} . The values of the threshold current are shown in the right part of the Table 1 for the two

considered temperatures (250 K and 500 K) and for different gate-source voltages.

From Table 1, it is possible to notice, easily, that when V_{GS} increases, the saturation voltage ($V_{DS, SAT}$) increases.

This consideration is valid for all models and occurs for the considered temperatures during the simulations.

The results show that the values of saturation current for different temperature are equal for high V_{GS} for our model. Instead Wong model shows a mismatch that increases at low V_{GS} values.

In Table 2, we have reported the results extracted from trans-characteristics of Figure 2. In particular it is possible to evaluate the threshold voltage of the device at temperatures of 500 K and 250 K with V_{DS} equal to 0.8 V and 0.05 V.

Moreover, we underline how for different temperatures and different V_{GS} threshold voltages for the two models are nearly coincident.

TABLE 2. Results extracted from trans-characteristics simulations.

V_{DS}	Our Model		VS-CNFET Model	
	Threshold Voltage		Threshold Voltage	
	250 K	500 K	250 K	500 K
0.05 V	$V_{GS} = 0.33$ V	$V_{GS} = 0.26$ V	$V_{GS} = 0.22$ V	$V_{GS} = 0.15$ V
0.8 V	$V_{GS} = 0.34$ V	$V_{GS} = 0.33$ V	$V_{GS} = 0.26$ V	$V_{GS} = 0.22$ V

All simulations were carried out in ADS 2014 on an Asus K55VD computer which uses an Intel Core i-7 3630QM processor running at 2.4 GHz, with 4 GB of RAM memory. Moreover we have obtained almost a similarity in execution times of the simulations but our model for all simulations is faster than Stanford one. In fact the run time for our model is 0.84 s, while 1.09 s for VS-CNTFET model.

4. CONCLUSIONS AND FUTURE DEVELOPMENTS

In this paper, we have presented a comparison of temperature dependence of I-V characteristics in CNTFET models

REFERENCES

1. Perri, A. G., Marani, R., "CNTFET Electronics: Design Principles", Editor Progedit, Bari, Italy, (2017).
2. Gelao, G., Marani, R., Diana, R., Perri, A. G., "A Semi-Empirical SPICE Model for n-type Conventional CNTFETs", *IEEE Transactions on Nanotechnology*, 10 (2011) 506-512.

proposed in the literature to identify the one more easily implementable in simulation software for electronic circuit design.

In particular we have compared our DC CNTFET model with the model of Stanford University, analysing their behaviour with changing temperature.

Then, for any model, in order to study the effects of temperature on I-V characteristics, we have considered the temperature variation in the formula for the current I_{DS} .

We have shown how the results obtained for different temperatures (250 K and 500 K) are consistent with the considered models, because the obtained I-V characteristics are comparable.

However, our model presented a shorter execution time, without losing accuracy, thus making it particularly suitable for CAD applications.

Currently, for any model, we are introducing the dependence on temperature of energy band gap [17] and, as only the experimental data have been measured at 300 K, we are implementing a measurement apparatus to characterize in temperature the CNTFETs behaviour, to validate the simulation results with also experimental data, measured at different temperatures.

We are also investigating about the effect of temperature [29-31] and of noise [15] in the CNTFET-based design of analog and digital circuits.

Moreover we are studying the effects of parasitic elements of interconnection lines in CNT embedded integrated circuits [14] and the impact of technology on CNTFET-based circuits performance [32].

CONFLICT OF INTEREST

The authors declare that they have no conflict of interest.

3. Marani, R., Perri, A. G., "A Compact, Semi-empirical Model of Carbon Nanotube Field Effect Transistors oriented to Simulation Software", *Current Nanoscience*, 7 (2011) 245-253.
4. Marani, R., Perri, A. G., "A DC Model of Carbon Nanotube Field Effect Transistor for CAD Applications", *International Journal of Electronics*, 99 (2012) 427- 444.
5. Marani, R., Gelao, G., Perri, A. G., "Comparison of ABM SPICE library with Verilog-A for Compact CNTFET model implementation", *Current Nanoscience*, 8 (2012) 556-565.
6. Marani, R., Gelao, G., Perri, A. G., "Modelling of Carbon Nanotube Field Effect Transistors oriented to SPICE software for A/D circuit design", *Microelectronics Journal*, 44 (2013) 33-39.
7. Marani, R., Perri, A. G., "Analysis of CNTFETs Operating in SubThreshold Region for Low Power Digital Applications", *ECS Journal of Solid State Science and Technology*, 5 (2016) M1-M44.
8. Marani, R., Perri, A.G., "A Simulation Study of Analogue and Logic Circuits with CNTFETs", *ECS Journal of Solid State Science and Technology*, 5 (2016) M38-M43.
9. Gelao, G., Marani, R., Pizzulli, L., Perri, A. G., "A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part I: Static Analysis", *Current Nanoscience*, 11 (2015) 515-526.
10. Gelao, G., Marani, R., Pizzulli, L., Perri, A. G., "A Model to Improve Analysis of CNTFET Logic Gates in Verilog-A-Part II: Dynamic Analysis", *Current Nanoscience*, 11 (2015) 770-783.
11. Marani, R., Perri, A. G., "Static Simulation of CNTFET-based Digital Circuits", *International Journal of Nanoscience and Nanotechnology*, 14 (2018) 121-131.
12. Marani, R., Perri, A. G., "Dynamic Simulation of CNTFET-based Digital Circuits", *International Journal of Nanoscience and Nanotechnology*, 14 (2018) 277-288.
13. Marani, R., Perri, A. G., "A Design Technique of CNTFET-Based Ternary Logic Gates in Verilog-A", *ECS Journal of Solid State Science and Technology*, 8 (2019) M45-M52.
14. Marani, R., Perri, A. G., "Effects of Parasitic Elements of Interconnection Lines in CNT Embedded Integrated Circuits", *ECS Journal of Solid State Science and Technology*, 9 (2020).
15. Marani, R., Gelao, G., Perri, A. G., "A Compact Noise Model for C-CNTFETs", *ECS Journal of Solid State Science and Technology*, 9 (2017) M118-126.
16. Gelao, G., Marani, R., Perri, A. G., "Effects of Temperature in CNTFET-Based Design of Analog Circuits", *ECS Journal of Solid State Science and Technology*, 7 (2018) M16-M21.
17. Gelao, G., Marani, R., Perri, A. G., "A Formula to Determine Energy Band Gap in Semiconducting Carbon Nanotubes", *ECS Journal of Solid State Science and Technology*, 8 (2019) M19-M21.
18. Marani, R., Perri, A.G., "Impact of Technology on CNTFET-based Circuits Performance", *ECS Journal of Solid State Science and Technology*, 9 (2020).
19. Marani, R., Perri, A.G., "Performance Evaluation of CNTFET-based Digital Circuits: A Review", *ECS Journal of Solid State Science and Technology*, 9 (2020).
20. Luo, J., Wei, L., Lee, C-S., Guam, X., Pop, E., Antoniadis, A., Wong, H.-S. P., "Compact Model for Carbon Nanotube Field-Effect Transistors Including Nonidealities and Calibrated With Experimental Data Down to 9-nm Gate Length", *IEEE Transactions on Electron Devices*, 60 (2013) 1834-1843.
21. Lee, C-S., Pop, E., Franklin, A. D., Haensch, W., Wong, H.-S. P., "A Compact Virtual-Source Model for CarbonNanotube FETs in the Sub-10-nmRegime—Part I: Intrinsic Elements", *IEEE Transactions on Electron Devices*, 62 (2015) 3061-3069.
22. Lee, C-S., Pop, E., Franklin, A.D., Haensch, W., Wong, H.-S. P., "A Compact Virtual-Source Model for CarbonNanotube FETs in the Sub-10-nm Regime—Part II:Extrinsic Elements, Performance Assessment,and Design Optimization", *IEEE Transactions on Electron Devices*, 62 (2015) 3070-3078.
23. Verilog-AMS language reference manual, Version 2.2, Accellera International, Inc. (2009).
24. Deng, J., Wong, H.-S. P., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region", *IEEE Transactions on Electron Devices*, 54 (2007) 3186-3194.
25. Deng, J., Wong, H.-S. P., "A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking", *IEEE Transactions on Electron Devices*, 54 (2007) 3195-3205.
26. Srivastava, A., Marulanda, J. M., Xu, Y., Sharma, A. K., "Current transport modeling of carbon nanotube field effect transistors", *Phys. Status Solidi A*, 206 (2009) 1569-1578.
27. Marulanda, J. M., Srivastava, A., "Carrier density and effective mass calculations in carbon nanotubes", *Phys. Status Solidi B*, 245 (2008) 2558-2562.
28. Naderi, A., Noorbakhsh, S. M., Elahipanah, H., "Temperature dependence of electrical characteristics of carbon nanotube field-effect transistors: a quantum simulation study", *Journal of Nanomaterials*, 2012 (2012) 1-7.
29. Marani, R., Perri, A. G., "A DC Thermal Model of Carbon Nanotube Field Effect Transistors for CAD Applications", *ECS Journal of Solid State Science and Technology*, 5 (2016) M3001-M3004.

30. Marani, R., Perri, A. G., "Effects of Temperature Dependence of Energy Band Gap on I-V Characteristics in CNTFETs Models", *International Journal of Nanoscience*, 16 (2017).
31. Marani, R., Perri, A. G., "A Review on the study of Temperature Effects in the Design of A/D Circuits based on CNTFET", *Current Nanoscience*, 15 (2019) 471-480.
32. Marani, R., Perri, A. G., "Performance Evaluation of CNTFET-based Analog Circuits: A Review", *ECS Journal of Solid State Science and Technology*, 9 (2020).