<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE ArticleSet PUBLIC "-//NLM//DTD PubMed 2.7//EN" "https://dtd.nlm.nih.gov/ncbi/pubmed/in/PubMed.dtd">
<ArticleSet>
<Article>
<Journal>
				<PublisherName>Iranian Nanotechnology Society</PublisherName>
				<JournalTitle>International Journal of Nanoscience and Nanotechnology</JournalTitle>
				<Issn>1735-7004</Issn>
				<Volume>14</Volume>
				<Issue>4</Issue>
				<PubDate PubStatus="epublish">
					<Year>2018</Year>
					<Month>11</Month>
					<Day>01</Day>
				</PubDate>
			</Journal>
<ArticleTitle>Dynamic Simulation of CNTFET-Based Digital Circuits</ArticleTitle>
<VernacularTitle></VernacularTitle>
			<FirstPage>277</FirstPage>
			<LastPage>288</LastPage>
			<ELocationID EIdType="pii">33275</ELocationID>
			
			
			<Language>EN</Language>
<AuthorList>
<Author>
					<FirstName>R.</FirstName>
					<LastName>Marani</LastName>
<Affiliation>Institute of Intelligent Industrial Technologies and Systems for Advanced Manufacturing (STIIMA), National Research Council of Italy.</Affiliation>

</Author>
<Author>
					<FirstName>A. G.</FirstName>
					<LastName>Perri</LastName>
<Affiliation>Electronic Devices Laboratory, Department of Electrical and Information Engineering, Polytechnic University of Bari, Italy.</Affiliation>
<Identifier Source="ORCID">0000-0003-4949-987X</Identifier>

</Author>
</AuthorList>
				<PublicationType>Journal Article</PublicationType>
			<History>
				<PubDate PubStatus="received">
					<Year>2017</Year>
					<Month>11</Month>
					<Day>28</Day>
				</PubDate>
			</History>
		<Abstract>   &lt;em&gt;In this paper we propose a simulation study to carry out dynamic analysis of CNTFET-based digital circuit, introducing in&lt;/em&gt;&lt;em&gt; the semi-empirical compact model for CNTFETs, already proposed by us&lt;/em&gt;&lt;em&gt;, both&lt;/em&gt;&lt;em&gt; the quantum capacitance effects and the sub-threshold currents. To verify the validity of the obtained results, a comparison with Wong model was carried out. Our model may be easily implemented both in SPICE and in Verilog-A, obtaining, in this last case, the development time in writing the model shorter, the simulation run time much shorter and the software much more concise and clear than Wong model.&lt;/em&gt;</Abstract>
		<ObjectList>
			<Object Type="keyword">
			<Param Name="value">CNTFET</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Digital Design</Param>
			</Object>
			<Object Type="keyword">
			<Param Name="value">Dynamic Analysis</Param>
			</Object>
		</ObjectList>
<ArchiveCopySource DocType="pdf">https://www.ijnnonline.net/article_33275_f6c59252b852c52ff41a84ce6ddc8e24.pdf</ArchiveCopySource>
</Article>
</ArticleSet>
