International Journal of Nanoscience and Nanotechnology

Design and Simulation of Ternary Logic Circuits Using CNTFETs

Volume 21, Issue 1, Winter 2025, Pages 21-29

10.22034/ijnn.2025.2045570.2601

Anna Gina Perri, Roberto Marani

• View Article
• PDF 1.78 M

A Simulation Study of Temperature Variation Effects on I-V Characteristics of CNTFET

Volume 20, Issue 3, 2024, Pages 209-217

10.22034/ijnn.2025.2039466.2555

Roberto Marani, Anna Gina Perri

• View Article
• PDF 253.76 K

A Procedure to Compare CNTFET and CMOS Technologies through the Design of a SRAM Cell: A Review

Volume 20, Issue 2, 2024, Pages 113-127

10.22034/ijnn.2024.2021428.2472

Roberto Marani, Anna Gina Perri

• View Article
• PDF 581.79 K

Impact of the CNT Parameter Variations on Performance of Digital Circuits Based on CNTFET

Volume 20, Issue 1, 2024, Pages 33-46

10.22034/ijnn.2024.2014292.2447

Roberto Marani, Anna Gina Perri

• View Article
• PDF 450.36 K

Analysis and Design of CNTFET-Based ‎Electronic Circuits: A Review

Volume 19, Issue 3, Summer 2023, Pages 149-164

10.22034/ijnn.2023.2004431.2386

Roberto Marani, Anna Gina Perri

• View Article
• PDF 1.2 M

A Review on Static and Dynamic ‎Characterization of Digital Circuits in ‎CNTFET and CMOS Technology

Volume 19, Issue 2, Spring 2023, Pages 97-108

10.22034/ijnn.2023.1991023.2347

Roberto Marani, Anna Gina Perri

• View Article
• PDF 804.54 K

A Technique, Based on Thevenin Equivalent Method, to Study the Noise Performance of Analog Circuits Involving both CNTFET and MOS Devices

Volume 19, Issue 1, Winter 2023, Pages 9-19

10.22034/ijnn.2023.1988468.2327

Roberto Marani, Anna Gina Perri

• View Article
• PDF 1.3 M

Analysis of Temperature Effects in the Design of NOT Gate Based on CNTFET

Volume 18, Issue 3, Summer 2022, Pages 167-177

R. Marani, A. G. Perri

• View Article
• PDF 785.89 K

Analysis of Temperature Effects in the Design of CNTFET-based Analog Circuits

Volume 18, Issue 1, Winter 2022, Pages 45-53

R. Marani, A. G. Perri

• View Article
• PDF 2.03 M

A Procedure to Analyze a CNTFET-Based ‎NOT Gate with Parasitic Elements of ‎Interconnection Lines

Volume 17, Issue 3, Summer 2021, Pages 161-171

R. Marani, A. G. Perri

• View Article
• PDF 650.71 K

Comparative Analysis of Noise in Current ‎Mirror Circuits based on CNTFET and MOS ‎Devices

Volume 17, Issue 2, Spring 2021, Pages 123-131

R. Marani, A. G. Perri

• View Article
• PDF 1.18 M

Temperature Dependence of I-V ‎Characteristics in CNTFET Models: A ‎Comparison

Volume 17, Issue 1, Winter 2021, Pages 33-39

R. Marani, A. G. Perri

• View Article
• PDF 598.68 K

Dynamic Simulation of CNTFET-Based Digital Circuits

Volume 14, Issue 4, Autumn 2018, Pages 277-288

R. Marani, A. G. Perri

• View Article
• PDF 615.75 K

Static Simulation of CNTFET-based Digital Circuits

Volume 14, Issue 2, Spring 2018, Pages 121-131

R. Marani, A. G. Perri

• View Article
• PDF 642.94 K