

Exploring and Exploiting Quantum-Dot Cellular Automata

S. A. Ebrahimi and M. R. Reshadinezhad*

Faculty of Computer Engineering, University of Isfahan, Isfahan, I. R. Iran.

(*) Corresponding author: m.reshadinezhad@eng.ui.ac.ir
(Received: 25 Jan 2015 and Accepted: 15 Sep. 2015)

Abstract

The Full Adders (FAs) constitute the essential elements of digital systems, in a sense that they affect the circuit parameters of such systems. With respect to the MOSFET restrictions, its replacement by new devices and technologies is inevitable. QCA is one of the accomplishments in nanotechnology nominated as the candidate for MOSFET replacement. In this article 4 new layouts are presented for FA; implemented as two at one layer and the other two at three layers; this is performed in a step by step manner and by providing the details and introducing each one's problems. The layout process continues till an optimized layout is obtained. The layout and correct assessment of the introduced circuit function is accomplished by using QCA Designer simulation tool. The comparison of the results obtained through simulation confirms that the third design is better than other three designs with respect to cell count and area.

Keywords: Full adder, Nanotechnology, QCA

1. INTRODUCTION

Adding is one of the most fundamental operations in arithmetic through which more complicated arithmetic circuits like Multiplication, Division and Exponentiation could be executed [1] since in these complicated calculations addition circuits are widely applied. Ever since the digital systems and arithmetic circuits evolved, vast studies have been conducted on the adders as of now and on. As the efficiency in Adder function is promoted, the parameters of the integrated circuits derived from them could be upgraded [2]. A few of these parameters are delay, consumable power and complexity. The Adder function is a vital element of the processors due to its use scope as well as its application in arithmetic logic units, floating-point arithmetic units and address generation providing access to the cache and the main memory [3]. Thus, the execution of this arithmetic function should be fast and low powered in order to construct rapid and low-powered chips, an undeniable necessity. Here it should be noted that an increase in Adder efficiency function is one of the biggest challenges

facing the design and execution of the arithmetic circuits.

The MOSFET transistors and the CMOS technology are assigned the biggest portion to digital circuit's execution, which have vast contribution in manufacturing of useful devices like computers, mobile phones, digital cameras and other electronic components. The major advance in this technology is attributed to the reduction in transistor size. This size reduction increases the number of the transistors in a chip; hence, promoting the chip capabilities and realization of the Moore's Law. Considering Moore's law, the following question comes to mind: How far can this size reduction go on? With respect to the ongoing advances in physics and chemistry sciences this pattern is facing big challenges. In a sense, this size reduction is facing serious restrictions like increased leakage currents, difficulty on increase of ON-current, large parameter variations, low reliability and yield and increase in manufacturing cost [4]. This fact makes the studies on replaceable devices and technologies an inevitable

issue. Some of the introduced devices and technologies are: CNFET [5, 6], spin wave architecture, single electron devices and quantum-dot Cellular Automata (QCA) [7, 8]. The QCA is not only one of the novelties of nanotechnology by having good properties based on its nanoscale, but is a new method in implementing digital circuits and transferring data [9, 10]. The generality and efficiency of this technology have been investigated by researchers [11-14]. Many design implementations are executed through QCA and in different articles, the execution of the circuits through this technology is expressed regarding: Carry-look ahead adder, barrel shifter, microprocessor, prefixed Adder and Field Effect Programmable Gate Arrays (FPGAs) [8, 11, 11-17].

One of the problems with QCA is the fact that the general delay and functioning manner of the layout circuit depends on its own layout [18]. For this purpose, here, the application of the QCA technology is assessed for designing and implementing full-adder: 4 new layouts are presented for full-adders; implemented as two at one layer of cells and the other two at three layers of QCA cells; this is performed in a step by step manner and by providing the details and introducing each one's problems. The layout process continues till an optimized layout is obtained. The QCA can be implemented through the following four approaches [18]:

1- Metal QCA [19]: The base cell field is of silicon-oxide containing 6 metal lines, which play the quantum dots' role. The electrons among the adjacent dots can be interchanged. Of course this cell can function well at temperatures close to zero.

2- Semiconductor QCA [20]: In this approach the low temperature prevails as well and for increasing the temperature in the working mode the cell size must be reduced, the potential of which is very low nowadays. In this approach all cells must be uniform.

3- Molecular QCA [13]: This QCA contains a series of molecules which play the quantum dots' role. The advantages of these molecules are: uniformity, accurate function at room temperature, switching speed and small size. This QCA approach is implementable.

4- Magnetic QCA [21-23]: The second type of implementable QCA that functions at room temperature. Each one of its cells has two logic values, of one and zero. Of course the main drawback is its low speed, even slower than Molecular QCA and CMOS. The advantages here are: low power consumption and ability to be produced through the contemporary technologies.

2. RELATED WORKS

In the article [24], with the use of an algorithm, the authors introduced a full adder cell employing three majority and two inverter gates. The QCA-based FA designs presented in [12] are implemented only in one layer (see Figure 1 (b)) using proper clocking to reduce the noise impact. By employing special features of QCA such as propagation of information on QCA wires, a carry flow adder is introduced in [25]. The simulated results are compared with that of a carry look ahead adder. The comparisons show the superiority of the carry flow adder against the CAL adder. This adder is depicted in Figure 1 (c). In another article, five input majority gate is introduced in order to reduce the number of gates and cells in implementing QCA functions. The corresponding FA introduced in [26] is shown in Figure 1 (d). Two full adder cells are presented in [27], the first one is designed in one layer and the second one is implemented in three layers. To implement these full adders five input majority gates are employed. Another QCA full adder cell which uses five input majority gates is presented in [28]. The number of clock in this article is $\frac{1}{2}$ and the number of cells are 31. Since the majority gates are the foundation of QCA design procedure, in

[29] reconfigurable majority gates of five and seven inputs are presented. Using the presented majority gates, a full adder is implemented. In another research a robust single layer wire crossing method has been introduced in [30]. Using their method only requires one type of cells and to design on one surface there is no need to rotate any cells. By employing the method suggested, they presented parity generator, full adder and compressor circuits.

3. THE PROPOSED FULL ADDERS

Here, the proposed Full Adders are introduced, implemented and simulated through QCA Designer tool [14]. The first and second designs are implemented at one layer and the third and fourth designs are implemented in three layers.

The relation among the inputs and outputs in a FA are expressed as follows:

$$\text{Sum} = abc_{in} + \overline{a}bc_{in} + a\overline{b}c_{in} + ab\overline{c}_{in} \quad (1)$$

$$\text{Carry} = ab + ac_{in} + bc_{in} \quad (2)$$

Equation (2) is similar to Majority function which is used to compute the carry output of the FA. To implement equation (1) with the least number of gates it can be modified as follows [24]:

$$\begin{aligned} \text{Sum} &= C_{in}\overline{a}\overline{b} + C_{in}a\overline{b} + a\overline{b}C_{in} + \overline{a}b\overline{C}_{in} \\ &= (C_{in}\overline{a} + C_{in}\overline{b})(C_{in}\overline{a}) + C_{in}a\overline{b} \\ &\quad + (\overline{a}b + \overline{a}b\overline{C}_{in} + \overline{b}C_{in} + \overline{a}C_{in})(ab + a\overline{C}_{in} + b\overline{C}_{in}) \\ &= C_{in}((\overline{a} + \overline{b}).(\overline{a} + \overline{C}_{in}).(\overline{b} + \overline{C}_{in})) + C_{in}(ab \\ &\quad + a\overline{C}_{in} + b\overline{C}_{in}) + ((\overline{a} + \overline{b})(\overline{a} + \overline{C}_{in})(\overline{b} + \overline{C}_{in})) \\ &\quad (ab + a\overline{C}_{in} + b\overline{C}_{in}) \\ &= M(C_{in}, ((\overline{a} + \overline{b})(\overline{a} + \overline{C}_{in})(\overline{b} + \overline{C}_{in})), \\ &\quad (ab + a\overline{C}_{in} + b\overline{C}_{in})) \\ \text{Sum} &= M(C_{in}, \overline{M(a,b,C_{in})}, M(a,b,\overline{C}_{in})) \quad (3) \end{aligned}$$

On the one hand since $\overline{\text{Carry}} = \overline{M(a,b,C_{in})}$, equation (3) can be expressed as:

$$\text{Sum} = M(C_{in}, \overline{\text{Carry}}, M(a,b,\overline{C}_{in})) \quad (4)$$

For the first, second and third introduced designs, equations (2) and (4) are used.

The schematic diagram of the designs first to the third is depicted in Figure 2.




Figure 1. Previous FA designs

According to Figure 2 for implementation of the first three proposed designs three Majority gates and two inverter gates are of need. The QCA structures of the first and second designs are shown in Figures 3 and 4, respectively.

The wire length of the input A is very long (see Figure 3). In fact, many cells are fit in clock zone 1. The delay in QCA circuit is subject to the available cells in every clock zone. The more the cells count are, the more the circuit delay [25]. To eliminate this problem, the second design is being proposed. The structure of the second FA is modified in a way that would decrease the number of the cells in every clock phase.

The first and second proposed designs are executed at one level. This phenomenon leads to enlargement of the circuit.

In order to eliminate the destructive effect of the interaction of the neighboring cells there must be at least a distance of two cells among every two signals. Similar to the two previous designs the third design is another way of implementing equations (2) and (4). Here, unlike the two previous designs the third design is implemented at three layers. The third proposed design is illustrated in Figure 5.

In the three proposed designs, three Majority and two inverter gates are applied as yet. In the fourth design the attempt is made to reduce the numbers of gates.




Figure2. The schematic diagram of the design I and II




Figure3. Proposed design I




Figure4. Proposed design II

The equation (4) can be conducted in a way that in designing the Full Adder one of the inverter gates is eliminated [8]:

$$\begin{aligned}
 \text{Sum} &= \bar{a}\bar{b}C_{in} + \bar{a}b\bar{C}_{in} + a\bar{b}\bar{C}_{in} + abC_{in} \\
 &= (\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in})(\bar{a}b\bar{C}_{in} + \bar{a}bC_{in} \\
 &\quad + bC_{in}) + (\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in})a \\
 &\quad + (\bar{a}b\bar{C}_{in} + \bar{a}bC_{in} + bC_{in})a \\
 &= M(\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in}, \bar{a}b\bar{C}_{in} + \bar{a}bC_{in} \\
 &\quad + bC_{in}, a) \\
 &= M(\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in} \\
 &\quad , (\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in})b \\
 &\quad + (\bar{a}\bar{b} + \bar{a}b\bar{C}_{in} + b\bar{C}_{in} + \bar{a}C_{in})C_{in} + bC_{in}, a) \\
 &= M((\bar{a} + \bar{b})(\bar{a} + \bar{C}_{in})(\bar{b} + \bar{C}_{in})) \\
 &\quad , ((\bar{a} + \bar{b})(\bar{a} + \bar{C}_{in})(\bar{b} + \bar{C}_{in})) \\
 &\quad b + ((\bar{a} + \bar{b})(\bar{a} + \bar{C}_{in})(\bar{b} + \bar{C}_{in}))C_{in} + bC_{in}, a) \\
 &= M(((\bar{a} + \bar{b})(\bar{a} + \bar{C}_{in})(\bar{b} + \bar{C}_{in})), \\
 &\quad M(((\bar{a} + \bar{b})(\bar{a} + \bar{C}_{in})(\bar{b} + \bar{C}_{in})), b, C_{in}), a) \\
 &= M((\bar{a}b + a\bar{C}_{in} + bC_{in}), \\
 &\quad M((\bar{a}b + a\bar{C}_{in} + bC_{in}), b, C_{in}), a) \\
 &= M(M(a, b, C_{in}), M(M(a, b, C_{in}), b, C_{in}), a) \\
 \text{Sum} &= M(\bar{C}_{in}, M(\bar{C}_{in}, b, C_{in}), a) \quad (5)
 \end{aligned}$$




Figure5. Proposed design III

The idea behind execution of the fourth design lies in equations (2) and (5). Consequently, this circuit consists of three Majority gates and one inverter gates. The schematic diagram of the fourth design is presented in Figure 6. It should be noted that inverter gate implementation compared to Majority gate implementation imposes more hardware cost on the circuit; therefore, it is expected that fourth implementation would have less hardware cost and less delay. The structure of the fourth proposed QCA design FA is shown in Figure 7. Here, unlike what was expected, one gate reduction has led to an increase in hardware cost and delay time.




Figure6. The schematic diagram of the fourth design




Figure7. Proposed design IV




Figure13. The results obtained from the four proposed designs

Table1. The results of simulation including cell number, area, layer and delay

Design	Cells	Area ($\mu\text{m} \times \mu\text{m}$)	Layers	Delay
design I	89	0.31×0.27	1	$\frac{3}{4}$
design II	90	0.35×0.27	1	$\frac{3}{4}$
design III	78	0.27×0.25	3	$\frac{3}{4}$
design IV	93	0.29×0.37	3	1
[12]	102	0.36×0.31	1	2
[25]	86	0.26×0.35	3	$\frac{3}{4}$
[8]	80	0.22×0.32	3	1
[24]	145	0.36×0.44	1	1
[32]	69	0.26×0.32	1	1

4. SIMULATION AND COMPARISON

Simulation has been performed on previous designed adders and then the results are compared with the proposed designs (I, II, III, and IV).




Figure 14. Graphical simulation results (a) cell count, (b) area, (c) layers and (d) delay

The design layout and execution of the proposed circuits are performed through QCA Designer software. The dimensions of every cell are 18nm, the well Quantum Dot is 5nm and the distance of neighboring cell (center-center) is 20 nm.

The implementations are completed through Bistable Approximation simulating engine. The measurements of cell count, area, number of layers and delay of previous works and the new four proposed adders are presented in Table 1 for the purpose of comparison.

The simulation results of the robust QCA full-adder designs are depicted in Figure 8 where the outputs are determined in the order of each design number. That is, sum1 and carry1 represent the outputs of proposed design I, and so on, and at last sum4 and carry4 are the output wave forms of proposed design IV.

Since in FA presented by [26] in some specific patterns of inputs the outputs are not accurate and according to [31], feeding inputs of the circuit is impossible, therefore, the comparison against [26] has not been carried out.

It is apparent that among the existing FAs the multi-level proposed design III has better cell count with $\frac{3}{4}$ clk and occupies less area compared with other full adders. The cell count of proposed designs and previous works are shown in Figure 9 (a), the area comparison is depicted in Figure 9 (b) and the number of layers and also the delay of proposed designs are shown in Figure 14 (c) and (d), respectively.

5. CONCLUSION

The full adders are among the fundamental elements in digital systems. Their optimized implementation has a direct influence on the circuit parameters derived from them. Now that the once prevailing silicon industry is facing restrictions the research on devices and materials has gained specific importance. In this article four new FA are designed and executed through the QCA technology. The first two proposed designs are

implemented at one layer and the next two are implemented at three layers. Each one of the introduced designs is simulated and their functionality is verified through the

QCADesigner simulator. The comparison of the obtained results from simulators indicates that the third proposed design is more efficient.

REFERENCES

1. Zimmermann, R., & Fichtner, W. (1997). "Low-power Logic Styles: CMOS versus Pass-transistor Logic," *IEEE Journal of Solid-state Circuits*, 32: 1079-1090.
2. Navi, K., Sajedi, H. H., Mirzaee, R. F., Moaiyeri, M. H., Jalali, A., & Kavehei, O. (2011). "High-speed full adder based on minority function and bridge style for nanoscale," *Integration, the VLSI journal*, 44(3): 155-162.
3. Chung, J.-G., Yingtao, J., Abdulkarim, A.-S., Yuke, W., & Edwin, S. (2004). "A Novel Multiplexer-Based Low-Power Full Adder," *IEEE Transactions on Circuits & Systems*, 51(7): 345-348.
4. Kim, Y. (2010). "Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics," *Transactions on Electrical and Electronic Materials*, 11(3): 93-105.
5. Ebrahimi, S. A., & Keshavarzian, P. (2013). "Fast low-power full-adders based on bridge style minority function and multiplexer for nanoscale," *International Journal of Electronics*, 100(6): 727-745.
6. Reshadinezhad, M. R., Moaiyeri, M. H., & Navi, K. (2012). "An Energy-Efficient Full Adder Cell Using CNFET Technology," *IEICE TRANSACTIONS ON ELECTRONICS*, E59-C(4): 744-751.
7. Zhang, R., Gupta, P., & Jha, N. (2007). "Majority and Minority Network Synthesis With Application to QCA-, SET-, and TPL-Based Nano technologies," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, 26(7): 1233-1245.
8. Pudi, V., & Sridharan, K. (2012). "Low Complexity Design of Ripple Carry and Brent–Kung Adders in QCA," *Nanotechnology, IEEE Transactions on*, 11(1): 105-119.
9. Lombardi, F., & Huang, J. (2007). "Design And Test Of Digital Circuits By Quantum-dot Cellular Automata," Norwood, MA: Artech House Inc.
10. Vankamamidi, V., Ottavi, M., & Lombardi, F. (2008). "Two-Dimensional Schemes for Clocking/Timing of QCA Circuits," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, 27(1): 34 - 44.
11. Tougaw, P., & Lent, C. (1994). "Logical devices implemented using quantum cellular automata," *Journal of Applied Physics*, 75(3): 1818-1825.
12. Hanninen, I., & Takala, J. (2007). "Robust Adders Based on Quantum-Dot Cellular Automata," *Application-specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on*: 391-396. Montreal, Que.
13. Lent, C., & Tougaw, P. (1997). "A device architecture for computing with quantum dots," *Proceedings of the IEEE*, 85(4): 541-557.
14. Walus, K., Dysart, T. J., Jullien, G. A., & Budiman, R. A. (2004). "QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata," *Nanotechnology, IEEE Transactions on*, 3(1): 26 - 31.
15. Elizabeth Frost, S., Rodrigues, A., & Janiszewski, A. (2002). "Memory in Motion: A Study of Storage Structures in QCA," *First Workshop on Non-Silicon Computing*.
16. Niemier, M., Rodrigues, A., & Kogge, P. (2002). "A Potentially Implementable FPGA for Quantum Dot Cellular Automata," *Proc. First Workshop Non-Silicon Computation*.
17. Walus, K., Vetteth, A., Jullien, G., & Dimitrov, V. (2003). "RAM Design Using Quantum-Dot Cellular Automata," *NanoTechnology Conference*, 2: 160-163.

18. Graziano, M., Vacca, M., & Zamboni, M. (2011). "Magnetic QCA Design: Modeling, Simulation and Circuits," In *Cellular Automata - Innovative Modelling for Science and Engineering*: 37-56.
19. Kummamuru, R., Orlov, A., Ramasubramaniam, R., Lent, C., Bernstein, G., & Snider, G. (2003). "Operation of a Quantum-dot Cellular Automata (QCA) shift register and analysis of errors," *IEEE Trans. On Electron Devices*, 50(9): 1906-1913.
20. Smith, C. G., Gardelis, S., Rushforth, A. W., Crook, R., Cooper, J., Ritchie, D. A., ... & Pepper, M. (2003). "Realization of quantum-dot cellular automata using semiconductor quantum dots," *Superlattices and microstructures*, 34(3): 195-203.
21. Graziano, M., Vacca, M., Chiolerio, A., & Zamboni, M. (2011). "An NCL-HDL snake-clock-based magnetic QCA architecture," *Nanotechnology, IEEE Transactions on*, 10(5): 1141-1149.
22. Lent, S., & Isaksen, B. (2003). "Clocked molecular quantum-dot cellular automata," *Electron Devices, IEEE Transactions on*, 50(9): 1890-1896.
23. Graziano, M., Chiolerio, A., & Zamboni, M. (2009). "A technology aware magnetic QCA NCL-HDL architecture," *Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on*. Genoa.
24. Wang, W., Walus, K., & Jullien, G. (2003). "Quantum-dot cellular automata adders," 2: 461-464.
25. Cho, H., & Swartzlander, E. (2009). "Adder and Multiplier Design in Quantum-Dot Cellular Automata," *Computers, IEEE Transactions on*, 58(6): 721-727.
26. Navi, K., Farazkish, R., Seyedsalehi, S., & Azghady, M. R. (2010). "a new quantum-dot cellular automata full-adder," *Microelectronics Journal*, 41(12): 820-826.
27. Qanbari, M., & Sabbaghi-Nadooshan, R. (2013). "Two Novel Quantum-Dot Cellular Automata Full Adders," *Journal of Engineering*, 2013: 1-6.
28. Sen, B., Rajoria, A., & Sikdar, B. K. (2013). "Design of Efficient Full Adder in Quantum-Dot Cellular Automata," *The ScientificWorld Journal*, 2013: 1-10.
29. Navi, K., Mohammadi, H., & Angizi, S. (2015). "A Novel Quantum-Dot Cellular Automata Reconfigurable Majority Gate with 5 and 7 Inputs Support," *Journal of Computational and Theoretical Nanoscience*, 12(3): 399-406.
30. Angizi, S., Alkaldy, E., Bagherzadeh, N., & Navi, K. (2014). "Novel Robust Single Layer Wire Crossing Approach for Exclusive OR Sum of Products Logic Design with Quantum-Dot Cellular Automata," *Journal of Low Power Electronics*, 10(2): 259-271.
31. Safavi, A. A., & Mosleh, B. M. (2013). "An Overview of Full Adders in QCA Technology," *International journal of Computer Science & Network Solutions*, 1(4): 12-35.
32. Kianpour, M., Sabbaghi-Nadooshan, R., & Navi, K. (2014). "A novel design of 8-bit adder/subtractor by quantum-dot cellular automata," *Journal of Computer and System Sciences*, 80: 1404-1414.